Skip to the selected question
ASIC.FYI

ASIC Question Bank

1,000+ hardware interview questions
Question bank1110 results
  1. Easy
  2. Easy
  3. Medium
  4. Medium
  5. Medium
  6. Medium
  7. Easy
  8. Easy
  9. Easy
  10. Easy
  11. Easy
  12. Easy
  13. Easy
  14. Easy
  15. Medium
  16. Easy
  17. Medium
  18. Easy
  19. Hard
  20. Medium
  21. Medium
  22. Easy
  23. Medium
  24. Medium
  25. Medium
  26. Easy
  27. Medium
  28. Medium
  29. Easy
  30. Easy
  31. Medium
  32. Medium
  33. Hard
  34. Easy
  35. Medium
  36. Hard
  37. Easy
  38. Medium
  39. Hard
  40. Medium
  41. Medium
  42. Easy
  43. Medium
  44. Medium
  45. Medium
  46. Easy
  47. Hard
  48. Easy
  49. Easy
  50. Easy
DescriptionQ069
Page ↗
Q069DVASIC interview problem

Second Synchronizer Stage Changes Too Soon

TechniquesDVWaveform DebuggingCDC
DifficultyMedium
TopicWaveform Debugging
LanguageSystemVerilog
Format4 choices
01

Problem

async_in enters a destination clock domain through two flops. sync1 is the first stage and sync2 is the second stage. Each column is a destination rising edge. Rule to apply: With nonblocking sequential updates, sync2 at an edge receives the previous edge's sync1 value. Therefore a new stable level must appear in sync1 before it can appear in sync2 on a later edge. What is the most direct root cause suggested by the waveform?

Waveform for Second Synchronizer Stage Changes Too Soon. Signals: async_in, sync1, sync2. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
02

Answer choices (4)