Specification to signoff

ASIC Design Guide

ASIC design turns behavior, performance targets, and physical constraints into manufacturable silicon. This guide connects the decisions made at each stage so that RTL is not treated separately from timing, power, verification, or implementation.

Start with the requirements Explore the guides

Six guides · From requirements to signoff

Follow the design through each decision.

Each guide contains a short chapter sequence. Read in order, or choose the stage you are working on.

Apply the concepts

Explain the circuit and the tradeoff.

Work through FIFOs, arbiters, CDC, resets, and reliable interfaces.

Practice RTL design questions

ASIC design, end to end

Connect design intent to signoff evidence.

A reliable ASIC flow carries requirements, interface contracts, and PPA budgets forward instead of rediscovering them after RTL. Each stage should make the next stage easier to constrain, verify, and close.

Use this guide to connect microarchitecture, clock and reset intent, synthesis, static timing analysis, physical design, DFT, and final signoff into one engineering argument.

Continue learning