Loading page…

Your next page is on its way.

Skip to the RTL guide index

SystemVerilog Design Verification Firmware Architecture ASIC Interview Questions→

ASIC Design
RTL Design

.learning-page-nav { position: relative; top: 0; display: flex; flex-wrap: wrap; } .learning-page-nav > a { flex: 1; } .learning-page-nav > details { flex: 1 1 100%; order: 3; } .learning-page-nav__menu { position: static; max-height: none; }

←OverviewASIC design

3 chaptersContents⌄

On this page

Chapters
Related guides

In this guide

ASIC design →

Logic & state
Clocks & flow control
Synthesis & proof

StartLogic & state→

/ASIC Design/RTL Design

RTL design interview preparation

RTL Design

Work the real RTL question bank first, then refresh the logic, state, CDC, reset, and flow-control reasoning behind strong interview answers.

Watercolor of an engineer’s notebook connecting a block diagram to a silicon package.

Free RTL design interview questions

Read a question, or choose Practice to work through it in the question bank.

Q007 · Free · MediumBuild a synchronous FIFO and race-free BFM Practice
Q079 · Free · MediumBuild a reloadable countdown timer Practice
Q191 · Free · HardPipeline a parameterized barrel rotator Practice
Q004 · Free · MediumChoose a safe clock-domain crossing strategy Practice
Q009 · Free · EasySynchronize reset release in each clock domain Practice
Q014 · Free · EasyRegister a glitch-free decoded enable Practice

3 chapters

Explore RTL design

Chapter 1Logic & stateOpen chapter 1
Chapter 2Clocks & flow controlOpen chapter 2
Chapter 3Synthesis & proofOpen chapter 3

Find a section

Logic models ↗FSM design ↗CDC and reset ↗Flow control ↗Synthesis and proof ↗

Practice RTL design questions ↗

Continue preparing

Connect RTL to the rest of the stack.

Design verification guideSystemVerilog Assertions (SVA)→Interview collectionCDC and Reset Interview Questions→Interview collectionSystemVerilog Constraints Interview Questions→ASIC.FYI guideASIC design guide→ASIC.FYI guideSystemVerilog guide→Practice bankAll ASIC interview questions→

·Learn silicon end to end.info@asic.fyi