ASIC Question Bank

One MMCM generates a phase-aligned 100 MHz clock and a phase-aligned 50 MHz clock from the same input. Both generated clocks and their relationship are guaranteed by the device clocking resource. How should ordinary register crossings between these domains be handled?