Skip to the selected question
ASIC.FYI

ASIC Question Bank

1,000+ hardware interview questions
DescriptionQ536
Page ↗
Q536DVDesignASIC interview problem

Nets and variables

TechniquesSystemVerilogTypes and resolution
DifficultyEasy
TopicSV
LanguageSystemVerilog
Format4 choices
01

Problem

Two continuous assignments intentionally drive the same 4-state signal, and normal net resolution is required. Which declaration is appropriate?

Starting declarationSystemVerilog
assign bus_ok = src_a;
assign bus_ok = src_b;
02

Answer choices (4)