Skip to the selected question
ASIC.FYI

ASIC Question Bank

1,000+ hardware interview questions
DescriptionQ273
Page ↗
Q273DesignAppleASIC interview problem

Latch versus flip-flop behavior

TechniquesDesignLatchFlip-flopTime borrowing
DifficultyEasy
TopicTiming
LanguageSystemVerilog
Format4 choices
01

Problem

Which statement distinguishes a level-sensitive latch from an edge-triggered flip-flop?

02

Answer choices (4)