ASIC Question Bank

Each column is one rising clock edge. A tag is accepted when in_valid=1, and the three-stage pipeline produces its result exactly three edges later. Rule to apply: For every accepted input, out_valid must be 1 exactly three edges later and out_tag must equal the in_tag accepted three edges earlier. Which fixed-latency pipeline assertion fails at C4?