DescriptionQ052
Q052DVMetaASIC interview problem
Packed and unpacked array meaning
TechniquesDVSystemVerilogPacked arrayUnpacked array
DifficultyEasy
TopicSV
LanguageSystemVerilog
Format4 choices
01
Problem
A testbench API requires an unpacked array of four elements. Each element is one packed 8-bit logic vector. Which declaration has exactly that shape?
02
