Skip to the selected question
ASIC.FYI

ASIC Question Bank

1,000+ hardware interview questions
DescriptionQ1040
Page ↗
Q1040DesignNVIDIAASIC interview problem

Scale distributed-wire delay with length

TechniquesDesignPhysical DesignInterconnectElmore delay
DifficultyEasy
TopicPhysical Design
LanguageSystemVerilog
Format4 choices
01

Problem

An unbuffered uniform 100 um wire has 100 ps delay. Under a distributed RC model, approximately what delay should a 200 um version have?

02

Answer choices (4)