Targeted interview collection
Google-Style ASIC Interview Questions
Work through every matching question using permanent links that keep the real bank number, topic, and difficulty easy to scan.
Question directory
Choose the next question.
- Q070Choose arithmetic shift behaviorEasyRTL Design
- Q083Interpret SECDED memory errorsEasyPost-Silicon Validation
- Q094Recognize vacuous successEasyAssertions and Formal
- Q096Release reset synchronouslyEasyReset Domain Crossing
- Q099Place a formal environment constraintMediumAssertions and Formal
- Q128Bisect a firmware-to-RTL boot hangHardFirmware
- Q160Architect scan, MBIST, and JTAG accessHardDFT
- Q175Transfer a narrow event pulseEasyClock Domain Crossing
- Q192Control a link with return creditsMediumComputer Architecture
- Q214Sequence isolation and state retentionMediumLow Power
- Q251Constrain a unique aligned queueEasySystemVerilog Constraints
- Q254Spot an unintended latchEasyRTL Design
- Q266Replace a register bit field safelyEasyFirmware
- Q272Choose coupled setup and hold ECOsHardTiming and STA
- Q276Compute setup and hold slackMediumTiming
- Q277Generate a scan shift-capture sequenceMediumDFT
- Q319Order an RTL-to-GDS flowEasyPhysical Design
- Q391Choose a localized IR-drop repairMediumPhysical Design
- Q397Check coherent transactions under reorderingHardComputer Architecture
- Q404Use polymorphism through a base handleEasySV
- Q419Order common UVM phasesEasyUVM
- Q436Verify a wakeup under clock and reset racesHardLow Power Verification
- Q448Connect a sequencer to a driverEasyUVM
- Q463Size a value with clog2EasySV
- Q516Characterize a marginal link across PVTMediumPost-Silicon Validation
- Q523Avoid multi-bit reconvergence errorsMediumClock Domain Crossing
- Q540Classify a formal propertyEasyAssertions and Formal
- Q561Synchronize a persistent status bitEasyClock Domain Crossing
- Q582Clear a write-one-to-clear interruptMediumFirmware
- Q604Build a FIFO UVM testbenchMediumUVM
- Q618Poll a device with a bounded timeoutMediumFirmware
- Q625Split a cache addressEasyComputer Architecture
- Q638Build a saturating counterMediumRTL Design
- Q667Separate coherence from consistencyEasyComputer Architecture
- Q669Localize an intermittent HBM lane failureHardPost-Silicon Validation
- Q671Place isolation and retention correctlyEasyLow Power
- Q674Calculate maximum clock frequencyEasyStatic Timing Analysis
- Q731Scale CMOS dynamic powerEasyLow Power Design
- Q733Make a verification-closure caseHardDesign Verification
- Q735Constrain a three-cycle datapathMediumTiming
- Q749Resolve a read-and-clear counter raceMediumRTL Design
- Q819Build a two-stage elastic packet pipeHardRTL Design
- Q821Separate a function from a taskEasySV
- Q828Match out-of-order responses by IDMediumUVM
- Q869Classify accelerator bottlenecks from countersMediumComputer Architecture
- Q904Start first-silicon interface debugEasyPost-Silicon Validation
- Q911Assert ready-valid stability and responseMediumAssertions and Formal
- Q924Size an asynchronous FIFO from ratesMediumClock Domain Crossing
- Q933Implement exact four-way LRU stateMediumComputer Architecture
- Q963Read a changing MMIO registerEasyFirmware
- Q978Prove a fair round-robin arbiterHardAssertions and Formal
- Q1002Cross commands across independent resetsHardCDC and Reset
- Q1004Track old values in sequential RTLEasyRTL Design
- Q1008Apply clock skew consistentlyEasyTiming
- Q1035Know which violation frequency can fixEasyStatic Timing Analysis
- Q1050Average four accepted samplesEasyRTL Design
- Q1071Compare true LRU with tree PLRUMediumComputer Architecture
- Q1091Implement a fair four-requester arbiterMediumRTL Design
- Q1094Find neighbors in a torus topologyEasyComputer Architecture
- Q1103Sample a ready-valid monitor correctlyMediumUVM
Continue in the complete question bank.
Open filtered practice Keep the Google-style filter active while you attempt prompts, review your reasoning, and move through the collection.
