Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Order an RTL-to-GDS flow

Hardware interview practice

Order an RTL-to-GDS flow

EasyPhysical DesignSystemVerilog

A digital block proceeds from synthesizable RTL to a tape-out layout with sign-off checks. Which sequence is in the correct dependency order?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Floorplanning, routing, synthesis, placement, extraction, clock-tree synthesis, then STA.
  2. B. Synthesis, floorplanning, placement, clock-tree synthesis, routing, extraction, sign-off STA, then DRC/LVS.
  3. C. Clock-tree synthesis, RTL simulation, floorplanning, synthesis, routing, then placement.
  4. D. Synthesis, DRC/LVS, floorplanning, placement, then clock-tree synthesis and routing.
Continue practicing

Related questions

Physical DesignScale distributed-wire delay with length→Physical DesignTrade speed for leakage with multi-Vt cells→Physical DesignPredict opposite-direction crosstalk delay→
asic.fyi · Learn silicon end to end.info@asic.fyi