Skip to the selected question
ASIC.FYI

ASIC Question Bank

1,000+ hardware interview questions
DescriptionQ930
Page ↗
Q930DVASIC interview problem

Fork-join_any

TechniquesSystemVerilogParallel process control
DifficultyEasy
TopicVerification Utilities
LanguageSystemVerilog
Format4 choices
01

Problem

Which output and completion time are correct?

Starting declarationSystemVerilog
initial begin
  fork
    #2 $display("A");
    #5 $display("B");
    #7 $display("C");
  join_any
  $display("after %0t", $time);
  disable fork;
end
02

Answer choices (4)