ASIC Question Bank

1,000+ hardware interview questions

Question bank1110 results

Search questions

Filter by difficultyFilter by disciplineFilter by targeted interviewFilter by topicFilter by progress

DescriptionQ186

Q186DVDesignASIC interview problem

Resolve an indexed part-select from a base

TechniquesDesignDVSystemVerilogVector slicing

DifficultyEasy

TopicSV

LanguageSystemVerilog

Format4 choices

Given logic [31:0] word = 32'h89AB_CDEF and int base = 8, what range does word[base +: 8] select?

Starting declarationSystemVerilog

logic [31:0] word = 32'h89AB_CDEF;
int base = 8;
logic [7:0] slice = word[base +: 8];