Skip to question

Q143FreeDesign Verification

Reset Pulse Is Too Short

Difficulty
Easy
Topic
Waveform Debugging
Language
SV
Interview prompt

Question

reset_n is an active-low synchronous reset sampled only on rising edges with clk_enable=1. clk_enable is 1 at every displayed edge. When reset_n falls on an enabled edge, it must remain low for at least two consecutive enabled samples, counting the fall edge as the first. Which reset-width assertion fails in this waveform?

Waveform for Reset Pulse Is Too Short. Signals: reset_n, state_valid, clk_enable. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
Choose one

Answer choices

  1. A. reset_n must be low on at least two consecutive enabled edges, including the fall edge.
  2. B. state_valid must always equal reset_n.
  3. C. reset_n may fall only when state_valid is 0.
  4. D. C3 does not count toward reset width because clk_enable is 0.
Continue practicing
Q029 · Waveform DebuggingUnknown Output After ResetEasyQ099 · Waveform DebuggingBlock Remains in ResetEasyQ1134 · Waveform DebuggingA Reset Replays an Old Toggle RequestMediumPQ745 · Waveform DebuggingIndependent Reset Releases Create a Permanent False MismatchHardPQ009 · Reset DesignSynchronize reset release in each clock domainEasy