Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/Read Attempt on an Empty FIFO

Q116·Free·Design Verification

Read Attempt on an Empty FIFO

Difficulty
Easy
Topic
Waveform Debugging
Language
SV
Interview prompt

Question

At each edge, pop and empty are sampled before the operation. occupancy is the number of stored entries immediately after the edge. Rule to apply: A pop is legal only when empty is 0. A pop while empty is 1 is an underflow attempt. What causes the error at C3?

Waveform for Read Attempt on an Empty FIFO. Signals: push, pop, empty, occupancy. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
Choose one

Answer choices

  1. A. push and pop are asserted together.
  2. B. occupancy becomes negative.
  3. C. pop is asserted while empty is high.
  4. D. empty remains high for more than one cycle.
Exact question handoffPractice Q116

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

RTL Clock Boundaries and Flow

Review reset, clock boundaries, arbitration, ready-valid flow, FIFOs, and backpressure.

  • Waveform Debugging
  • FIFO
RTL Clock Boundaries and Flow →
Continue practicing

Related questions

Q088 · Waveform DebuggingFIFO Count Changes on Simultaneous Push and PopEasy→Q024 · Waveform DebuggingFIFO Returns the Wrong Head EntryEasy→Q201 · Waveform DebuggingFIFO Full Flag Asserts LateEasy→Q007 · RTL DesignBuild a synchronous FIFO and race-free BFMMedium→Q226 · RTL DesignImplement a synchronous FIFO with exact boundary behaviorMediumP→
ASIC.FYI · Learn silicon end to end.info@asic.fyi