Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/FIFO Count Changes on Simultaneous Push and Pop

Q088·Free·Design Verification

FIFO Count Changes on Simultaneous Push and Pop

Difficulty
Easy
Topic
Waveform Debugging
Language
SV
Interview prompt

Question

The FIFO is neither full nor empty. push and pop are accepted whenever asserted. count is the occupancy after each edge. Rule to apply: One accepted push adds one entry, one accepted pop removes one entry, and simultaneous accepted push and pop leave count unchanged. What causes the count mismatch at C3?

Waveform for FIFO Count Changes on Simultaneous Push and Pop. Signals: push, pop, count. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
Choose one

Answer choices

  1. A. The first push at C1 is counted twice.
  2. B. The FIFO rejects both operations and should reduce count to two.
  3. C. The pop occurs while the FIFO is empty.
  4. D. The logic counts the push but fails to subtract the simultaneous pop.
Exact question handoffPractice Q088

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

RTL Clock Boundaries and Flow

Review reset, clock boundaries, arbitration, ready-valid flow, FIFOs, and backpressure.

  • Waveform Debugging
  • FIFO
RTL Clock Boundaries and Flow →
Continue practicing

Related questions

Q116 · Waveform DebuggingRead Attempt on an Empty FIFOEasy→Q024 · Waveform DebuggingFIFO Returns the Wrong Head EntryEasy→Q201 · Waveform DebuggingFIFO Full Flag Asserts LateEasy→Q007 · RTL DesignBuild a synchronous FIFO and race-free BFMMedium→Q226 · RTL DesignImplement a synchronous FIFO with exact boundary behaviorMediumP→
ASIC.FYI · Learn silicon end to end.info@asic.fyi