Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/FIFO Returns the Wrong Head Entry

Q024·Free·Design Verification

FIFO Returns the Wrong Head Entry

Difficulty
Easy
Topic
Waveform Debugging
Language
SV
Interview prompt

Question

Each column is one rising clock edge. A legal pop is accepted at C2 while the pre-pop FIFO head is 0x31. By C3 the live head has advanced to 0x47, but the response to the C2 pop must still return the captured pre-pop value 0x31. Instead, actual_data at C3 is 0x47. Rule to apply: A pop response must use the pre-update rd_ptr and head value from its acceptance edge, not the live head after the pointer advances. Which signal should be traced next to test whether the wrong entry was addressed?

Eight rising-edge FIFO samples: the live head changes from 0x31 at C2 to 0x47 at C3, where actual_data returns 0x47 for the earlier accepted pop.
The row live_head names current FIFO state. Compare the accepted C2 head with the response shown at C3.
Choose one

Answer choices

  1. A. The write-data bus of an unrelated register.
  2. B. The interrupt enable bit.
  3. C. The APB PREADY signal.
  4. D. The pre-update rd_ptr and memory read address captured for the C2 response.
Exact question handoffPractice Q024

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

RTL Clock Boundaries and Flow

Review reset, clock boundaries, arbitration, ready-valid flow, FIFOs, and backpressure.

  • Waveform Debugging
  • FIFO
RTL Clock Boundaries and Flow →
Continue practicing

Related questions

Q116 · Waveform DebuggingRead Attempt on an Empty FIFOEasy→Q088 · Waveform DebuggingFIFO Count Changes on Simultaneous Push and PopEasy→Q201 · Waveform DebuggingFIFO Full Flag Asserts LateEasy→Q315 · TimingImplement an Eight-Entry Synchronous FIFOMediumP→Q007 · RTL DesignBuild a synchronous FIFO and race-free BFMMedium→
ASIC.FYI · Learn silicon end to end.info@asic.fyi