Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/FIFO Full Flag Asserts Late

Q201·Free·Design Verification

FIFO Full Flag Asserts Late

Difficulty
Easy
Topic
Waveform Debugging
Language
SV
Interview prompt

Question

The FIFO depth is four. occupancy is the number of entries immediately after each edge, and full is the flag observed with that occupancy. Rule to apply: full must be 1 exactly when occupancy equals four, and must be 0 when occupancy is below four. Which full-flag assertion fails first?

Waveform for FIFO Full Flag Asserts Late. Signals: push, pop, occupancy, full. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
Choose one

Answer choices

  1. A. push must remain high after the FIFO becomes full.
  2. B. full must rise when occupancy first becomes one.
  3. C. occupancy may never equal the FIFO depth.
  4. D. full must be high whenever occupancy is four.
Exact question handoffPractice Q201

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

RTL Clock Boundaries and Flow

Review reset, clock boundaries, arbitration, ready-valid flow, FIFOs, and backpressure.

  • Waveform Debugging
  • FIFO
RTL Clock Boundaries and Flow →
Continue practicing

Related questions

Q116 · Waveform DebuggingRead Attempt on an Empty FIFOEasy→Q088 · Waveform DebuggingFIFO Count Changes on Simultaneous Push and PopEasy→Q024 · Waveform DebuggingFIFO Returns the Wrong Head EntryEasy→Q007 · RTL DesignBuild a synchronous FIFO and race-free BFMMedium→Q226 · RTL DesignImplement a synchronous FIFO with exact boundary behaviorMediumP→
ASIC.FYI · Learn silicon end to end.info@asic.fyi