Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Purpose of a two-flop synchronizer

Hardware interview practice

Purpose of a two-flop synchronizer

EasyClock Domain CrossingSystemVerilog

A slowly changing one-bit status level crosses into an unrelated destination clock domain. What does a two-flop destination-domain synchronizer provide?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. It guarantees capture of every source pulse even when a pulse is shorter than one destination clock period.
  2. B. It gives a first flop time to resolve before a second flop supplies the destination-domain status, greatly reducing metastability escape probability.
  3. C. It makes an arbitrary multi-bit bus arrive as one coherent word when each bit uses its own two-flop chain.
  4. D. It guarantees that metastability can never occur in the first flop.
Continue practicing

Related questions

Clock Domain CrossingChoose a safe clock-domain crossing strategy→Clock Domain CrossingBound the promise of a two-flop synchronizer→Clock Domain CrossingGenerate and synchronize a Gray-code counter→
asic.fyi · Learn silicon end to end.info@asic.fyi