Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Bound the promise of a two-flop synchronizer

Hardware interview practice

Bound the promise of a two-flop synchronizer

EasyClock Domain CrossingSystemVerilog

A slowly changing one-bit status crosses into an unrelated destination clock domain. Which statement accurately describes a two-flop synchronizer?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. It guarantees zero probability of metastability.
  2. B. It reduces the chance that metastability reaches destination logic for a single-bit level.
  3. C. It is appropriate for an arbitrary changing data bus.
  4. D. It preserves every source pulse regardless of width.
Continue practicing

Related questions

Clock Domain CrossingChoose a safe clock-domain crossing strategy→Clock Domain CrossingPurpose of a two-flop synchronizer→Clock Domain CrossingGenerate and synchronize a Gray-code counter→
asic.fyi · Learn silicon end to end.info@asic.fyi