Skip to question
asic.fyi

Hardware interview practice

Match each signal type to a CDC technique

EasyClock Domain CrossingSystemVerilog

Which mapping from signal type to CDC technique is generally correct?

Choose one

Answer choices

  1. A. Stable level: two flops; pulse: toggle or handshake; Gray counter/pointer: register then synchronize each Gray bit with skew control; data stream: asynchronous FIFO
  2. B. Every signal type: independent two-flop synchronizers
  3. C. Multi-bit data: synchronize bit 0 and copy the other bits combinationally
  4. D. Pulse: stop the destination clock until the pulse arrives
Continue practicing
Clock Domain CrossingImplement asynchronous FIFO full and empty logicClock Domain CrossingChoose a safe clock-domain crossing strategyClock Domain CrossingGenerate and synchronize a Gray-code counter