Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Classify CMOS power components

Hardware interview practice

Classify CMOS power components

EasyLow PowerSystemVerilog

A powered CMOS block is measured both while idle and while switching at frequency f. Which classification and scaling statement is correct?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. An idle powered block consumes exactly zero power because no clock edges occur.
  2. B. Leakage contributes static power; capacitive switching and short-circuit current contribute dynamic power, with switching power approximately alpha*C*V^2*f.
  3. C. All CMOS power is proportional only to frequency, so lowering voltage has no first-order effect.
  4. D. Subthreshold leakage is dynamic power because it flows through a transistor, while capacitive charging is static power.
Continue practicing

Related questions

Low PowerChoose between an FPGA and a CPLD→Low PowerChoose a low-power technique for a short idle interval→Low PowerPlace isolation and retention correctly→
asic.fyi · Learn silicon end to end.info@asic.fyi