Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Choose between an FPGA and a CPLD

Hardware interview practice

Choose between an FPGA and a CPLD

EasyLow PowerSystemVerilog

A board needs a small amount of deterministic glue logic that becomes active immediately at power-up and must retain configuration without loading an external bitstream. It does not need DSP blocks, large RAMs, or high logic capacity. Which device class is the better default choice?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Either is identical in boot behavior, architecture, capacity, and routing predictability.
  2. B. An FPGA, because CPLDs cannot implement any sequential logic.
  3. C. An SRAM FPGA, because every SRAM FPGA retains its configuration with power removed.
  4. D. A nonvolatile CPLD, because the requirement favors instant-on retained configuration and modest, timing-predictable glue logic.
Continue practicing

Related questions

Low PowerClassify CMOS power components→Low PowerChoose a low-power technique for a short idle interval→Low PowerPlace isolation and retention correctly→
asic.fyi · Learn silicon end to end.info@asic.fyi