Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Choose always_comb over a manual sensitivity list

Hardware interview practice

Choose always_comb over a manual sensitivity list

EasyRTL DesignSystemVerilog

Why is always_comb generally preferred to a manually maintained Verilog sensitivity list for combinational RTL?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. It automatically creates a clock.
  2. B. It allows synthesizable timing delays.
  3. C. It guarantees the block reads no inputs.
  4. D. Tools include signals read by the block and apply additional combinational checks, reducing mismatch from omitted sensitivity.
Continue practicing

Related questions

RTL DesignReverse a physical bus at the lane boundary→RTL DesignDiagnose storage from an incomplete always_comb block→RTL DesignImplement a parameterized binary-to-Gray converter→
asic.fyi · Learn silicon end to end.info@asic.fyi