Skip to question

Q177FreeSystemVerilog

Implement a parameterized binary-to-Gray converter

Difficulty
Easy
Topic
RTL Design
Language
SV
Interview prompt

Question

Write a synthesizable, parameterized combinational block that converts a binary pointer to Gray code without changing bit order.

Candidate starting point

Implementation scaffold

module bin_to_gray #(
  parameter int W = 4
) (
  input  logic [W-1:0] bin,
  output logic [W-1:0] gray
);
  // TODO: drive gray with the stated combinational conversion.
endmodule
Reviewed example

Trace one case

Input
W=4, bin=4'b1010
Expected output
gray=4'b1111

Shifting 1010 right produces 0101, and 1010 XOR 0101 equals 1111.

What to cover

Requirements

  1. Use one combinational relation with no state.
  2. Support every legal parameter value W >= 1.
  3. Preserve the declared bit order.
  4. State the exact binary-to-Gray relation.
Continue practicing
Q1110 · RTL DesignImplement Signed Eight-Bit Add/Subtract with OverflowEasyPQ274 · RTL ArithmeticImplement a constant multiply without truncationMediumPQ162 · RTL DesignReverse a physical bus at the lane boundaryEasyQ149 · RTL DesignDiagnose storage from an incomplete always_comb blockEasyQ998 · RTL DesignChoose always_comb over a manual sensitivity listEasyP