Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/uvm_tlm_analysis_fifo

Hardware interview practice

uvm_tlm_analysis_fifo

EasyUVM ComponentsSystemVerilog

A scoreboard sometimes needs to block until the next monitored transaction, but the monitor's analysis write path must remain nonblocking. Which connection is most suitable?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Call get_next_item directly from the monitor
  2. B. Connect the monitor analysis port to a uvm_tlm_analysis_fifo and let the scoreboard call get on the FIFO
  3. C. Convert the monitor into a sequencer and lock it
  4. D. Raise an objection inside the monitor's write function until the scoreboard is ready
Continue practicing

Related questions

UVM ComponentsAnalysis port semantics→UVM ComponentsMultiple analysis implementations→
asic.fyi · Learn silicon end to end.info@asic.fyi