Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/How a UVM Analysis Port Works

Q170·Free·Design Verification

How a UVM Analysis Port Works

Difficulty
Easy
Topic
UVM Components
Language
SV
Interview prompt

Question

Which statement best describes uvm_analysis_port::write?

Choose one

Answer choices

  1. A. It is a zero-time, synchronous transaction-level modeling (TLM) broadcast to zero or more connected subscribers
  2. B. It blocks until every subscriber calls item_done
  3. C. It arbitrates among sequences and grants exactly one subscriber
  4. D. It creates a deep copy for every subscriber
Answer framework

Short answer

`uvm_analysis_port::write` distributes one transaction handle to every connected subscriber without a return handshake. It is a function-based observation broadcast, permits zero subscribers, performs no arbitration, and does not automatically clone the transaction for each recipient.

Why this reasoning works

Analysis ports model fan-out from producers such as monitors to consumers such as scoreboards, coverage collectors, and loggers. A single `write` invocation forwards the same published item through all connected analysis implementations. Because `write` is a function, subscribers cannot consume simulation time or wait for an `item_done` response.

The transmitted value is an object handle rather than an automatic snapshot. If the producer later mutates a reused transaction, consumers that retained that handle may observe the changed data. A verification environment should therefore define an ownership policy, such as creating a fresh object for every publication or cloning at an agreed boundary.

Interview takeaways

  • Broadcasts to all subscribers
  • No completion handshake
  • Handles are not cloned
Exact question handoffPractice Q170

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

UVM Checking and Debug

Review monitors, TLM, scoreboards, reports, response matching, and register models.

  • UVM Components
  • UVM
  • Analysis distribution
UVM Checking and Debug →
Continue practicing

Related questions

Q225 · UVM Componentsuvm_tlm_analysis_fifoEasyP→Q531 · UVM ComponentsMultiple analysis implementationsMediumP→Q786 · UVM ComponentsMonitor a ready/valid interfaceMediumP→
ASIC.FYI · Learn silicon end to end.info@asic.fyi