Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Multiple analysis implementations

Hardware interview practice

Multiple analysis implementations

MediumUVM ComponentsSystemVerilog

A scoreboard receives expected and actual transactions of the same type through two analysis connections and must know which stream invoked it. Which implementation is appropriate?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Use two distinct transaction-level modeling (TLM) analysis-implementation suffixes with write_exp and write_act, or feed two separate analysis FIFOs
  2. B. Connect both to one plain analysis_imp and infer the source from call-stack order
  3. C. Give both ports the same name so UVM attaches source metadata
  4. D. Use seq_item_port because analysis_imp supports only one producer
Continue practicing

Related questions

UVM ComponentsAnalysis port semantics→UVM Componentsuvm_tlm_analysis_fifo→
asic.fyi · Learn silicon end to end.info@asic.fyi