Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/UVM phase domains

Hardware interview practice

UVM phase domains

MediumUVM ComponentsSystemVerilog

Two component subtrees use independent custom phase domains with no synchronization points. Domain A raises an objection on its main_phase instance. What should the test expect from domain B's main_phase?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Domain B must restart its main_phase from time zero
  2. B. Domain B can continue according to its own schedule because A's objection does not automatically freeze an independent phase instance
  3. C. Domain B inherits A's objection count and cannot drop it
  4. D. Both domains become synchronized at the next delta cycle
Continue practicing

Related questions

UVM ComponentsReset-aware driver design→UVM ComponentsPhase jumping→
asic.fyi · Learn silicon end to end.info@asic.fyi