Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Run_phase and runtime subphases

Hardware interview practice

Run_phase and runtime subphases

MediumUVM ComponentsSystemVerilog

A component implements both run_phase and reset_phase and assumes reset_phase finishes before its run_phase begins. Which statement is correct?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. The assumption is guaranteed because all reset phases precede run_phase
  2. B. The assumption is guaranteed only for uvm_driver subclasses
  3. C. The two methods are aliases, so UVM calls only reset_phase
  4. D. The assumption is unsafe: the common-domain run phase and the runtime phase schedule can execute concurrently
Continue practicing

Related questions

UVM ComponentsBuild and connect phases→UVM ComponentsTop-down build traversal→
asic.fyi · Learn silicon end to end.info@asic.fyi