Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/RAL mirror with checking

Hardware interview practice

RAL mirror with checking

MediumReference ModelsSystemVerilog

In the UVM Register Abstraction Layer (RAL), a register's pre-read mirror is 0x5 while hardware contains 0x7. A successful mirror(status, UVM_CHECK) is performed on a readable field configured for checking. What is the intended outcome?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. No comparison occurs; UVM_CHECK means update without checking
  2. B. The DUT is overwritten with 0x5 so the comparison passes
  3. C. The mismatch is reported against the pre-read mirror, then the mirror is updated to the observed 0x7
  4. D. The desired value is randomized and the mirror remains 0x5
Continue practicing

Related questions

Reference ModelsRAL desired and mirrored values→Reference ModelsRAL set and update→
asic.fyi · Learn silicon end to end.info@asic.fyi