Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/RAL adapters and predictors

Hardware interview practice

RAL adapters and predictors

MediumReference ModelsSystemVerilog

Within the UVM Register Abstraction Layer (RAL), what are the complementary jobs of a uvm_reg_adapter and a uvm_reg_predictor?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. The adapter translates register operations to/from bus items; the predictor consumes observed bus transactions to update the register model
  2. B. The adapter stores coverage and the predictor drives bus pins
  3. C. The adapter raises objections and the predictor performs factory overrides
  4. D. Both exist only to create HDL backdoor paths
Continue practicing

Related questions

Reference ModelsRAL frontdoor and backdoor→Reference ModelsExplicit RAL prediction→
asic.fyi · Learn silicon end to end.info@asic.fyi