Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Explicit RAL prediction

Hardware interview practice

Explicit RAL prediction

MediumReference ModelsSystemVerilog

A bus monitor observes all register traffic, including accesses initiated outside the UVM Register Abstraction Layer (RAL). Which setup gives the most coherent mirror behavior?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Enable map auto-predict and also connect two predictors to the same monitor for redundancy
  2. B. Remove the adapter and pass raw pin samples directly to reg.predict
  3. C. Disable map auto-predict, configure one predictor with the correct map and adapter, and feed it completed monitor transactions
  4. D. Use backdoor peek after every clock and leave the map unconfigured
Continue practicing

Related questions

Reference ModelsRAL frontdoor and backdoor→Reference ModelsRAL adapters and predictors→
asic.fyi · Learn silicon end to end.info@asic.fyi