Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Match Common Memory Types to Their Storage Behavior

Hardware interview practice

Match Common Memory Types to Their Storage Behavior

EasyTimingSystemVerilog

An architect compares on-chip cache cells, dense main memory, clocked DRAM interfaces, double-data-rate transfers, and fixed nonvolatile lookup contents. Which description is correct?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. ROM is the fastest volatile write memory and loses all data whenever power is removed.
  2. B. SRAM stores state in a latch-like cell without refresh; DRAM stores charge and needs refresh; SDRAM is clocked DRAM; DDR transfers on both clock edges; ROM retains fixed/programmed contents without normal volatile writes.
  3. C. SDRAM means serial DRAM, and DDR doubles capacity rather than transfers per clock.
  4. D. SRAM uses one leaky capacitor per bit and requires refresh, while DRAM uses a multi-transistor latch and never refreshes.
Continue practicing

Related questions

Computer ArchitectureRecognize write-back cache behavior→Computer ArchitecturePartition a cache address→Computer ArchitectureCalculate CPI with branch and cache penalties→
asic.fyi · Learn silicon end to end.info@asic.fyi