Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Eight-bit addition overflow

Hardware interview practice

Eight-bit addition overflow

EasyRTL DesignSystemVerilog

Two unsigned 8-bit values are added and assigned to an 8-bit result register. The inputs are 8'hFF and 8'h01. What value is stored in the 8-bit result?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. 8'h00; the carry is truncated unless the design explicitly keeps a ninth bit.
  2. B. 8'h01, because the larger operand is discarded on overflow.
  3. C. 9'h100, because every addition automatically widens the destination.
  4. D. 8'hFF, because unsigned arithmetic saturates by default.
Continue practicing

Related questions

RTL DesignEnabled modulo-five counter→RTL DesignAccumulate a four-lane signed dot product→RTL DesignEncode the highest active request and its one-hot form→
asic.fyi · Learn silicon end to end.info@asic.fyi