Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/DRC versus LVS

Hardware interview practice

DRC versus LVS

EasyReliable RTLSystemVerilog

Which statement correctly distinguishes DRC and LVS?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. DRC compares timing reports; LVS checks power
  2. B. DRC checks layout geometry against manufacturing rules; LVS checks extracted connectivity against the intended schematic or netlist
  3. C. DRC creates RTL; LVS routes clocks
  4. D. They are two names for the same simulation
Continue practicing

Related questions

Physical DesignScale distributed-wire delay with length→Physical DesignTrade speed for leakage with multi-Vt cells→ASIC FlowOrder the digital ASIC implementation flow→
asic.fyi · Learn silicon end to end.info@asic.fyi