Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Distinguish AXI-Lite from AXI3

Hardware interview practice

Distinguish AXI-Lite from AXI3

EasyDesign VerificationSystemVerilog

A verification plan must separate features common to AXI handshakes from features present only in the full protocol. Which feature is available in AXI3 but absent from AXI4-Lite?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Separate read and write channels.
  2. B. VALID and READY handshakes on transfer channels.
  3. C. Burst transfers and transaction IDs.
  4. D. Burst transfers, but only with one fixed transaction ID.
Continue practicing

Related questions

Protocols and InterfacesChoose AXI or APB for a control block→UVMVerify a four-by-four AXI bridge→UVMMatch out-of-order AXI read responses→
asic.fyi · Learn silicon end to end.info@asic.fyi