Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Choose containers from testbench access patterns

Hardware interview practice

Choose containers from testbench access patterns

EasySystemVerilog Data StructuresSystemVerilog

A testbench needs a sparse address map, an ordered FIFO of expected packets, and a contiguous block whose size is chosen at run time. Which container mapping is the most natural?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Associative array, queue, dynamic array
  2. B. Queue, associative array, fixed array
  3. C. Dynamic array for all three
  4. D. Fixed array, queue, associative array
Continue practicing

Related questions

SystemVerilog Data StructuresFind an associative-array value without a sentinel→Reference ModelsTrack named bin hits→UVM ComponentsReassemble interleaved transactions by ID→
asic.fyi · Learn silicon end to end.info@asic.fyi