Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Choose an optimum repeater count

Hardware interview practice

Choose an optimum repeater count

MediumTimingSystemVerilog

An unbuffered wire has 800 ps delay. Splitting it into n equal segments gives total wire delay 800/n ps, and each of n−1 repeaters adds 80 ps. Use integer n from 1 through 8. Write the delay calculation and choose the minimum-delay design.

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Starting point

Question code

D(n) = 800/n + 80(n-1) ps
integer n in 1..8
repeaters = n-1
Reviewed example

Work through one case

Input
Case 1: n=2
Case 2: n=3
Case 3: n=4
Expected output
Case 1: D = 400 + 80 = 480 ps.
Case 2: D ≈ 266.7 + 160 = 426.7 ps.
Case 3: D = 200 + 240 = 440 ps.

The shown result follows by applying this rule: The answer distinguishes segments from repeaters. The cases also demonstrate this requirement: Show that neighboring n=2 gives 480 ps and n=4 gives 440 ps.

What to cover

Requirements

  1. Evaluate the stated formula for every integer n from 1 through 8 or prove the discrete minimum around the continuous optimum.
  2. Report n=3 segments and two repeaters.
  3. Report D(3) = 800/3 + 160 ≈ 426.7 ps.
  4. Show that neighboring n=2 gives 480 ps and n=4 gives 440 ps.
Continue practicing

Related questions

TimingChoose the direct fix for a hold violation→TimingPredict how wire width changes R and C→TimingRank crosstalk delay for three adjacent wires→
asic.fyi · Learn silicon end to end.info@asic.fyi