DescriptionQ956
Q956DVASIC interview problem
Start_item and finish_item
TechniquesUVMSequence arbitration and exclusivity
DifficultyEasy
TopicUVM Components
LanguageSystemVerilog
Format4 choices
01
Problem
What does start_item(req) accomplish before finish_item(req) sends the request?
02
