1,000+ ASIC Interview Questions: SystemVerilog, UVM & RTL

Question bank1050 results

Search questions

Filter by difficultyFilter by topicFilter by targeted interviewFilter by disciplineFilter by progress

DescriptionQ568

Q568DVASIC interview problem

Soft constraints

TechniquesSystemVerilogConstrained randomization

DifficultyMedium

TopicConstraints

LanguageSystemVerilog

Format4 choices

What happens when randomize is called?

Class declarationSystemVerilog

class C;
  rand int x;
  constraint defaults { soft x inside {[0:9]}; }
endclass
C c = new;
initial assert(c.randomize() with { x == 20; });