Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/UVM callbacks

Hardware interview practice

UVM callbacks

EasyUVM ComponentsSystemVerilog

A callback object is constructed and added with uvm_callbacks#(driver_t, driver_cb)::add, but its method is never called. What is the most likely missing step?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. The callback must extend uvm_driver and own a sequencer port
  2. B. Every callback automatically runs only in final_phase
  3. C. The driver class must explicitly invoke the registered callbacks at the desired hook, typically using the UVM callback iteration/invocation macros
  4. D. Callbacks work only when report verbosity is UVM_DEBUG
Continue practicing

Related questions

UVM ComponentsReport verbosity and severity→UVM ComponentsReport catchers→
asic.fyi · Learn silicon end to end.info@asic.fyi