Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/SVA repetition

Hardware interview practice

SVA repetition

EasyTemporal ChecksSystemVerilog

What does this sequence require for a successful match?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Starting point

Question code

sequence s; a[*2:4] ##1 b; endsequence
Choose one

Answer choices

  1. A. a on any two to four nonconsecutive cycles, with b anywhere later
  2. B. a for two, three, or four consecutive sampled cycles, followed by b on the next sampled cycle
  3. C. a and b together for two through four cycles
  4. D. Exactly four cycles of a, with b one simulation time unit later
Continue practicing

Related questions

Temporal ChecksSystemVerilog Assertions (SVA) implication→Temporal ChecksSystemVerilog Assertions (SVA) disable iff→
asic.fyi · Learn silicon end to end.info@asic.fyi