Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Relieve localized routing congestion

Hardware interview practice

Relieve localized routing congestion

EasyPhysical DesignSystemVerilog

A localized placement region has severe routing congestion. Which response is most appropriate?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. Add false paths until the congestion report clears.
  2. B. Increase the clock frequency.
  3. C. Inspect congestion causes, then reduce local utilization, improve macro channels, spread or resize cells, and guide placement/routing.
  4. D. Convert every cell to low-Vt.
Continue practicing

Related questions

Physical DesignFirst response to a macro-channel hotspot→Physical DesignScale distributed-wire delay with length→Physical DesignTrade speed for leakage with multi-Vt cells→
asic.fyi · Learn silicon end to end.info@asic.fyi