Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Objections with forked sequences

Hardware interview practice

Objections with forked sequences

MediumUVM ComponentsSystemVerilog

Why can this test end before seq completes, and what is the most direct repair?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Starting point

Question code

task test::run_phase(uvm_phase phase);
  phase.raise_objection(this);
  fork
    seq.start(env.agt.seqr);
  join_none
  phase.drop_objection(this);
endtask
Choose one

Answer choices

  1. A. join_none waits for seq, but start does not; replace start with body
  2. B. Sequences cannot run from a test component; move seq into the driver
  3. C. The objection is dropped immediately after spawning; use join (or otherwise wait for completion) before dropping it
  4. D. The phase ignores objections raised by uvm_test
Continue practicing

Related questions

UVM ComponentsPhase objections→UVM ComponentsDrain time→
asic.fyi · Learn silicon end to end.info@asic.fyi