Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Drain time

Hardware interview practice

Drain time

EasyUVM ComponentsSystemVerilog

Component c begins its 100 ns run-phase drain after its last objection drops. Forty ns later, c or one of its children raises another objection. What happens?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Choose one

Answer choices

  1. A. The new objection cancels the current drain; a fresh drain can begin after the objections drop again
  2. B. The phase ends at 100 ns regardless of the new objection
  3. C. Drain time is applied before the objection count reaches zero, so the raise is ignored
  4. D. Drain time applies only to build_phase and has no effect here
Continue practicing

Related questions

UVM ComponentsPhase objections→UVM ComponentsObjections with forked sequences→
asic.fyi · Learn silicon end to end.info@asic.fyi