Hardware interview practice

Local repair for a hold violation

EasyTiming and STASystemVerilog

A same-cycle data path reaches the capture flip-flop 35 ps too early. Setup slack on that path is +140 ps. Which local change is the direct hold repair while retaining the same clock period?

Choose one

Answer choices

A. Add at least 35 ps of delay to the data path, with margin, while rechecking setup slack.
B. Increase the clock period until the hold slack becomes positive.
C. Remove delay from the data path to make the transition cleaner at the capture pin.
D. Replace the capture flip-flop with a faster one so data is captured sooner.

Continue practicing

Timing and STACalculate a falling-to-rising half-cycle setup path Timing and STAChoose coupled setup and hold ECOs Timing & STAPair setup and hold multicycle constraints

Answer choices

Related questions