Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/Interrupt Pulse Is Missing

Q152·Free·Design Verification

Interrupt Pulse Is Missing

Difficulty
Easy
Topic
Waveform Debugging
Language
SV
Interview prompt

Question

Each column is one rising clock edge. req is a one-cycle interrupt request, and ack is the registered notification returned by the interrupt block. Rule to apply: Every req pulse must produce exactly one ack pulse on the next sampled edge while irq_enable is 1. Which event-response assertion fails on this waveform?

Waveform for Interrupt Pulse Is Missing. Signals: req, ack, irq_enable. Numbered markers identify sampled columns.
Read the sampled columns from left to right, then test each choice against the stated timing rule.
Choose one

Answer choices

  1. A. ack must be high before req.
  2. B. req must stay high until ack arrives.
  3. C. ack must be high on every idle edge.
  4. D. An enabled req pulse must produce ack on the next edge.
Exact question handoffPractice Q152

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

IRQ Subsystem Verification

Review asynchronous interrupt arrival, priority, masking, service, and side effects.

  • Waveform Debugging
IRQ Subsystem Verification →
Continue practicing

Related questions

Q060 · Waveform DebuggingSticky Interrupt Does Not ClearEasy→Q1048 · Waveform DebuggingClearing an Interrupt Snapshot Erases Newer EventsMediumP→Q084 · Reference ModelsPriority Interrupt Controller Reference ModelHard→Q095 · Data StructuresBuild an interrupt-safe sliding-maximum telemetry filterHard→Q306 · FirmwareInterrupt or polling for a rare eventEasyP→
ASIC.FYI · Learn silicon end to end.info@asic.fyi