Skip to question
asic.fyi
DesignVerificationSystemVerilogFirmwareArchitectureInterviews
asic.fyi/Interview questions/Finish_item versus get_response

Hardware interview practice

Finish_item versus get_response

EasyUVM ComponentsSystemVerilog

finish_item returns, but the sequence then hangs forever in get_response. Which driver change directly supplies the missing response?

Try it in the question bankReason first. Then compare.

Keep this exact question selected while you check your answer and review the full solution.

Practice this question →
Starting point

Question code

// sequence
start_item(req);
finish_item(req);
get_response(rsp);

// driver
seq_item_port.get_next_item(req);
drive(req);
seq_item_port.item_done();
Choose one

Answer choices

  1. A. Raise a new objection immediately before get_response so UVM synthesizes rsp
  2. B. Call item_done a second time with no arguments
  3. C. Replace get_response with get_next_item in the sequence
  4. D. Create rsp, call rsp.set_id_info(req), and pass it to item_done(rsp) (or use a consistent put_response flow)
Continue practicing

Related questions

UVM ComponentsConfiguration object ownership→UVM ComponentsCheck_phase and final checking→
asic.fyi · Learn silicon end to end.info@asic.fyi