Skip to question
SystemVerilogDesignVerificationFirmwareArchitectureASIC Interview Questions→
/Interview questions/Check_phase and final checking

Q183·Free·Design Verification

Check_phase and final checking

Difficulty
Easy
Topic
UVM Components
Language
SV
Interview prompt

Question

A scoreboard wants to wait in check_phase until one more actual transaction arrives. What is wrong with that plan?

Choose one

Answer choices

  1. A. Only drivers receive check_phase callbacks
  2. B. check_phase runs before build_phase and the scoreboard does not yet exist
  3. C. check_phase is a function phase and cannot consume simulation time; timed collection must finish earlier, while check_phase inspects accumulated terminal state
  4. D. check_phase automatically drains every analysis FIFO before it starts
Exact question handoffPractice Q183

Solve it in the question bank, keep your progress, and reveal the reviewed solution when your access allows.

Open in question bank →
Solution accessEach time you open this Solution, one Practice Credit is used; it is not permanently unlocked. Premium Solution content also uses one credit per opening.
Continue learning

UVM Checking and Debug

Review monitors, TLM, scoreboards, reports, response matching, and register models.

  • UVM Components
  • UVM
  • Integration and end-of-test
UVM Checking and Debug →
Continue practicing

Related questions

Q1015 · UVM ComponentsFinish_item versus get_responseEasyP→Q165 · UVM ComponentsEnd run phase with a forever monitorMedium→
ASIC.FYI · Learn silicon end to end.info@asic.fyi